## WHAT IS CLAIMED IS:

1.	A limited	l switch	dynamic	logic	circuit	comprising:
----	-----------	----------	---------	-------	---------	-------------

2 a dynamic node;

precharge circuitry coupled to said dynamic for precharging the dynamic node to a logic one during a precharge cycle of a clock signal;

a logic tree coupled to said dynamic node for evaluating said dynamic node to a logic one or a logic zero in response to combinations of logic states of plurality of logic inputs coupled to said logic tree during an evaluation cycle of said clock signal;

static logic circuitry for latching a logic state of said dynamic node and holding said logic state during said precharge cycle of said clock signal, wherein said static logic circuitry generates said output and said complementary output; and

a keeper circuit having a keeper input coupled to said dynamic node, a keeper output coupled to said dynamic node, a first supply terminal coupled to a first supply signal, and a second supply terminal coupled to a second supply signal, wherein said keeper output reinforces a first logic state of said dynamic node and does not reinforce a second logic state of said dynamic node in response to logic states of said first and second supply signals.

2. The limited switch dynamic logic circuit of claim 1 further comprising a first logic gate having a first mode input coupled to a first mode signal and a first mode output coupled to said first supply terminal and generating said first supply signal, wherein said first supply signal has said first logic state when said first mode signal has said second logic state and said first supply signal has said second logic state when said first mode signal has said first logic state.

3

4

5

6

7

8

1

2

1

2

3

4

5

6

7

8

9

10

3. The limited switch dynamic logic circuit of claim 1 further comprising a
second logic gate having a second mode input coupled to a second mode signal, a
third mode input coupled to said first mode signal and a second mode output coupled
to said second supply terminal and generating said second supply signal, wherein said
second supply signal has said first logic state when said second mode signal has said
second logic state and said third mode output has said second logic state and said
second supply signal has said second logic state when either said first or second mode
signal has said first logic state.

**17** 

- The limited switch dynamic logic circuit of claim 2, wherein said first logic 4. gate is an inverter logic gate.
- The limited switch dynamic logic circuit of claim 3, wherein said second logic 5. 1 gate is a NOR logic gate. 2
  - The limited switch dynamic logic circuit of claim 1, wherein said keeper 6. circuit comprises:

an inverter having an input coupled to said dynamic node, an inverter output, a positive power supply input coupled to said first supply terminal, and a second power supply input coupled to said second supply terminal; and

an electronic switch having an input coupled to said inverter output, a first terminal coupled to said positive power supply voltage and a second terminal coupled to said dynamic node, wherein said electronic switch couples said positive power supply voltage to said dynamic node when said inverter output has said first logic state and is OFF when said inverter output has said second logic state.

7.	The li	imited	switch	dynamic	logic	circuit	of	claim	6,	wherein	said	inverte
compri	ises:											

a first P channel field effect transistor (PFET) having a drain terminal coupled to said positive power supply input, a source terminal, and a gate terminal coupled to said dynamic node; and

a first N channel field effect transistor (NFET) having a drain terminal coupled to said source terminal of said first PFET, a gate terminal coupled to said dynamic node, and a source terminal coupled to said negative power supply input.

- 8. The limited switch dynamic logic circuit of claim 7, wherein said electronic switch comprises a second PFET having a gate terminal coupled to said inverter output, a source terminal coupled to said positive power supply voltage and a drain terminal coupled to said dynamic node.
- 9. The limited switch dynamic logic circuit of claim 2, wherein said first mode signal is a burn-in mode signal having said first logic state when a burn-in mode is disabled and said second logic state when said burn-in mode is enabled.
- 10. The limited switch dynamic logic circuit of claim 2, wherein said second mode signal is a slow\_ mode signal setting a fifty percent duty cycle clock mode, wherein said slow\_ mode signal enables a fifty percent duty cycle clock when said slow\_mode signal has said second logic state and enables a pulse clock when said slow\_mode signal has said first logic state.

## 11. A logic device comprising:

a plurality of limited switch dynamic logic (LSDL) circuits wherein each of said LSDL circuits has a dynamic node, precharge circuitry coupled to said dynamic for precharging the dynamic node to a logic one during a precharge cycle of a clock signal, a logic tree coupled to said dynamic node for evaluating said dynamic node to a logic one or a logic zero in response to combinations of logic states of plurality of logic inputs coupled to said logic tree during an evaluation cycle of said clock signal, static logic circuitry for latching a logic state of said dynamic node and holding said logic state during said precharge cycle of said clock signal, wherein said static logic circuitry generates said output and said complementary output, and a keeper circuit having a keeper input coupled to said dynamic node, a keeper output coupled to said dynamic node, a first supply terminal coupled to a first supply signal, and a second supply terminal coupled to a second supply signal, wherein said keeper output reinforces a first logic state of said dynamic node and does not reinforce a second logic state of said dynamic node in response to logic states of said first and second supply signals.

- 12. The logic device of claim 11 further comprising a first logic gate having a first mode input coupled to a first mode signal and a first mode output coupled to said first supply terminal and generating said first supply signal, wherein said first supply signal has said first logic state when said first mode signal has said second logic state and said first supply signal has said second logic state when said first mode signal has said first logic state.
- 13. The logic device of claim 11 further comprising a second logic gate having a second mode input coupled to a second mode signal, a third mode input coupled to said first mode signal and a second mode output coupled to said second supply

terminal and generating said second supply signal, wherein said second supply signal has said first logic state when said second mode signal has said second logic state and said third mode output has said second logic state and said second supply signal has said second logic state when either said first or second mode signal has said first logic state.

14. The logic device of claim 11, wherein said keeper circuit comprises:

an inverter having an input coupled to said dynamic node, an inverter output, a positive power supply input coupled to said first supply terminal, and a second power supply input coupled to said second supply terminal; and

an electronic switch having an input coupled to said inverter output, a first terminal coupled to said positive power supply voltage and a second terminal coupled to said dynamic node, wherein said electronic switch couples said positive power supply voltage to said dynamic node when said inverter output has said first logic state and is OFF when said inverter output has said second logic state.

- 15. The logic device of claim 12, wherein said first mode signal is a burn-in mode signal having said first logic state when a burn-in mode is disabled and said second logic state when said burn-in mode is enabled.
- 16. The logic device of claim 12, wherein said second mode signal is a slow\_mode signal setting a fifty percent duty cycle clock mode, wherein said slow\_mode signal enables a fifty percent duty cycle clock when said slow\_mode signal has said second logic state and enables a pulse clock when said slow\_mode signal has said first logic state.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

1

2

3

4

5

17. A data processing system comprising:

a central processing unit (CPU); and

a memory operable for communicating instructions and operand data to said CPU, wherein said CPU includes a logic system having a logic device, said logic device including a plurality of limited switch dynamic logic (LSDL) circuits wherein each of said LSDL circuits has a dynamic node, precharge circuitry coupled to said dynamic for precharging the dynamic node to a logic one during a precharge cycle of a clock signal, a logic tree coupled to said dynamic node for evaluating said dynamic node to a logic one or a logic zero in response to combinations of logic states of plurality of logic inputs coupled to said logic tree during an evaluation cycle of said clock signal, static logic circuitry for latching a logic state of said dynamic node and holding said logic state during said precharge cycle of said clock signal, wherein said static logic circuitry generates said output and said complementary output, and a keeper circuit having a keeper input coupled to said dynamic node, a keeper output coupled to said dynamic node, a first supply terminal coupled to a first supply signal, and a second supply terminal coupled to a second supply signal, wherein said keeper output reinforces a first logic state of said dynamic node and does not reinforce a second logic state of said dynamic node in response to logic states of said first and second supply signals.

18. The data processing system of claim 17 further comprising a first logic gate having a first mode input coupled to a first mode signal and a first mode output coupled to said first supply terminal, wherein said first mode output has said first logic state when said first mode signal has said second logic state and said first mode output has said second logic state when said first mode signal has said first logic state.

- 19. The data processing system of claim 17 further comprising a second logic gate having a second mode input coupled to a second mode signal, a third mode input coupled to said first mode signal and a second mode output coupled to said second supply terminal, wherein said second mode output has said first logic state when said second mode signal has said second logic state and said third mode output has said second logic state and said second logic state when either said first or second mode signal has said first logic state.
- 20. The data processing system of claim 17, wherein said keeper circuit comprises:

an inverter having an input coupled to said dynamic node, an inverter output, a positive power supply input coupled to said first supply terminal, and a second power supply input coupled to said second supply terminal; and

an electronic switch having an input coupled to said inverter output, a first terminal coupled to said positive power supply voltage and a second terminal coupled to said dynamic node, wherein said electronic switch couples said positive power supply voltage to said dynamic node when said inverter output has said first logic state and is OFF when said inverter output has said second logic state.

1	21.	A limited switch dynamic logic circuit comprising:
2		a dynamic node;
3		precharge circuitry coupled to said dynamic for precharging the dynamic node
4	to a lo	ogic one during a precharge cycle of a clock signal;
5		a logic tree coupled to said dynamic node for evaluating said dynamic node to
6	a logi	c one or a logic zero in response to combinations of logic states of plurality of
7	logic	inputs coupled to said logic tree during an evaluation cycle of said clock signal;
8		static logic circuitry for latching a logic state of said dynamic node and
9	holdir	ng said logic state during said precharge cycle of said clock signal, wherein said
10	static	logic circuitry generates said output and said complementary output; and
11		a keeper circuit having a keeper input coupled to said dynamic node, a keeper
12	outpu	t coupled to said dynamic node, a first supply terminal coupled to a first supply
13	signal	, and a second supply terminal coupled to a second supply signal, wherein said
14	keepe	r circuit is selectively enabled during a burn-in mode and a slow clock mode by
15	logic	states of said first and second supply signals.